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Abstract
In this work, we present a family of operational semantics that grad-
ually approximates the realistic program behaviors in the C/C++11
memory model. Each semantics in our framework is built by elab-
orating and combining two simple ingredients: viewfronts and op-
eration buffers. Viewfronts allow us to express the spatial aspect
of thread interaction, i.e., which values a thread can read, while
operation buffers enable manipulation with the temporal execution
aspect, i.e., determining the order in which the results of certain
operations can be observed by concurrently running threads.
Starting from a simple abstract state machine, through a series of
gradual refinements of the abstract state, we capture such language
aspects and synchronization primitives as release/acquire atomics,
sequentially-consistent and non-atomic memory accesses, also pro-
viding a semantics for relaxed atomics, while avoiding the Out-of-
Thin-Air problem. To the best of our knowledge, this is the first
formal and executable operational semantics of C11 capable of ex-
pressing all essential concurrent aspects of the standard.
We illustrate our approach via a number of characteristic exam-
ples, relating the observed behaviors to those of standard litmus
test programs from the literature. We provide an executable imple-
mentation of the semantics in PLT Redex, along with a number of
implemented litmus tests and examples, and showcase our proto-
type on a large case study: randomized testing and debugging of a
realistic Read-Copy-Update data structure.
1. Introduction
Memory models describe the behavior of multithreaded programs,
which might concurrently access shared memory locations. The
best studied memory model is sequential consistency (SC) [28],
which assumes a total order on all memory accesses (i.e., read and
write operations) in a single run of a concurrent program, therefore,
ensuring that the result of each read from a location is a value that
was stored by the last preceding write to the very same location.
However, sequential consistency falls short when describing the
phenomena, observed in concurrent programs running on modern
processor architectures, such x86, ARM, and PowerPC, and result-
ing from store buffering [50] and CPU- and compiler-level opti-
mizations, e.g., rearranging independent reads and writes [21]. Re-
laxed memory models aim to capture the semantics of such pro-
grams and provide suitable abstractions for the developers to reason
about their code, written in a higher-level language, independently
from the hardware architecture it is going to be executed on.
The most prominent example of a relaxed memory model is the
C11 model, introduced by the C/C++ 2011 standards [2, 3] and
describing the behavior of concurrent C/C++ programs. It defines
a number of memory accesses, implementing different synchro-
nization policies and having corresponding performance costs. For
instance, SC-atomics provide the SC-style total ordering between
reads and writes to the corresponding memory locations, while re-
lease/acquire (RA) accesses implement only partial one-way syn-
chronization, but are cheaper to implement. Finally, relaxed ac-
cesses are the cheapest in terms of performance, but provide the
weakest synchronization guarantees.
Existing formalizations of the full C11 memory model adopt
an axiomatic style, representing programs by sets of consistent
executions [5–7]. Each execution can be thought of as a graph,
whose nodes are read/write-accesses to memory locations. The
edges of the graph represent various orders between operations
(e.g., total orders between SC-atomics and operations in a single
thread), some of which might be partial. Defined this way, the
executions help one to answer questions of the following kind:
“Can the value X be read from the memory location L at the point
R of the program P?”
This axiomatic whole-program representation makes it difficult
to think of C11 programs in terms of step-by-step executions of a
program on some abstract machine, making it non-trivial to em-
ploy these semantic approaches for the purposes of testing, debug-
ging and compositional symbolic reasoning about programs, e.g.,
by means of type systems and program logics. Recently, several
attempts have been made to provide a more operational seman-
tics for C/C++ concurrency, however, all the approaches existing
to date focus on a specific subset of C11, e.g., release/acquire/SC
synchronization [26,45] or relaxed atomics [38], without providing
a uniform framework accommodating all features of the standard.
In this work, we make a step towards providing a simple, yet uni-
form foundations for accommodating all of the essential aspects of
the C11 concurrency, and describe a framework for defining opera-
tional semantics capturing the expected behaviors of concurrent ex-
ecutions observed in realistic C/C++ programs, while prohibiting
unwelcome outcomes, such as Thin-Air executions. The paramount
idea of our constructions is maintaining a rich program state, which
is a subject of manipulation by concurrent threads, and is repre-
sented by a combination of the following two ingredients.
Ingredient 1: Viewfronts for threads synchronization We observe
that, assuming a total ordering of writes to each particular shared
memory location, we can consider a state to be a collection of per-
location histories, representing totally-ordered updates—an idea
adopted from the recent works on logics for SC concurrency [41].
We introduce the notion of viewfronts as a way to account for the
phenomenon of particular threads having specific, yet consistent,
views to the global history of each shared location, similarly to
the way vector clocks are used for synchronization in distributed
systems [30]. We then consider various flavors of C11 atomicity as
ways to “partially align” viewfronts of several threads.
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Ingredient 2: Operation buffers for speculative executions The
mechanism of relaxed atomic accesses in C11 allows for specula-
tive reordering or removing of operations, involving them, in partic-
ular threads. In order to formally define the resulting temporal phe-
nomena, observed by concurrently running threads (which can see
some values appearing “out-of-order”), we need to capture a specu-
lative nature of such computations. As an additional challenge, the
semantics has to prohibit so-called Out-of-Thin-Air executions, in
which results appear out of nowhere. We solve both problems by
adopting the notion of operation buffers from earlier works on re-
laxed memory models [10, 11, 16], and enhancing it with nesting
structure as a way to account for conditional speculations.
While simple conceptually, the two described ingredients, when
combined, allow us to capture precisely the behavior of standard
C11 synchronization primitives (including consume-reads), desired
semantics of relaxed atomics, as well as multiple aspects of their
interaction, by elaborating the treatment of viewfronts and buffers.
The C11 standard is intentionally designed to be very general
and allow for multiple behaviors. However, particular compilation
schemes into different target architectures might focus only on spe-
cific subsets of the enumerated features. To account for this diver-
sity, our framework comes in an aspect-oriented flavor: it allows
one to “switch on and off” specific aspects of C11 standard and to
deal only with particular sets of allowed concurrent behaviors.
1.1 Contributions and outline
We start by outlining the basic intuition and illustrating a way
of handling C11’s RA-synchronization and speculative executions,
introducing the idea of thread-specific viewfronts and operation
buffers in Section 2. Section 3 demonstrates more advanced aspects
of C11 concurrency expressed in our framework. Section 4 gives a
formal definition of the operational model for C11, which is our
central theoretical contribution. Section 5 describes evaluation of
our semantics implemented in the PLT Redex framework [17, 25].
We argue for the adequacy of our constructions with respect to the
actual aspects of C11 using a large corpus of litmus test programs,
adopted from the earlier works on formalizing C11 concurrency. To
do so, we summarize the described operational aspects of concur-
rent program behavior in C11, relating them to outputs of litmus
tests. In Section 6, we showcase our operational model by tackling
a large realistic example: testing and debugging several instances of
a concurrently used Read-Copy-Update data structure [31,34], im-
plemented under relaxed memory assumptions. Our approach suc-
cessfully detects bugs in the cases when the employed synchroniza-
tion primitives are not sufficient to enforce the atomicity require-
ments, providing an execution trace, allowing the programmer to
reproduce the problem. We compare to the related approaches to
formalizing operational semantics for relaxed memory in general
and for C11 in particular in Section 7, and conclude with a discus-
sion of the future work in Section 8.
2. Overview and Intuition
We start by building the intuition for the program behaviors one
can observe in the C11 relaxed memory model.
The code below implements the message passing pattern, where
one of the two parallel threads waits for the notification from
another one, and upon receiving it proceeds further with execution.
[f] := 0; [d] := 0;
[d] := 5;
[f] := 1;
repeat [f] end ;
r = [d]
The identifiers in square parentheses (e.g., [f]) denote accesses
(i.e., writes and reads) to shared mutable memory locations, subject
to concurrent manipulation, whereas plain identifiers (e.g., r) stand
for thread-local variables. In a sequentially consistent setting, as-
[f]na := 0; [d]na := 0;
[d]na := 5;
[f]rel := 1;
repeat [f]acq end ;
r = [d]na
Figure 1. Release/acquire message passing (MP_rel+acq+na).
suming that reads and writes to shared locations happen atomically,
the right thread will not reach the last assignment to r until the left
thread sets the flag f to be 1. This corresponds to the “message
passing” idiom, and, hence, by the moment [f] becomes 1, d will
be pointing to 5. so by the end of the execution, r must be 5.
In a more realistic setting of C/C++ concurrent programming, it
is not sufficient to declare all accesses to [f] and [d] as atomic: de-
pending on particular ordering annotations on read/write accesses
(e.g., relaxed, SC, release/acquire etc) the outcome of the program
might be different and, in fact, contradictory to the “natural” ex-
pectations. For instance, annotating all reads and writes to [f] and
[d] as relaxed might lead to r being 0 at the end, due to the com-
piler and CPU-level optimizations, rearranging instructions of the
left thread with no explicit dataflow dependency or, alternatively,
assigning the value of [d] to r in the right thread speculatively.
One way to avoid these spurious results is to enforce stronger
synchronization guarantees between specific reads and writes in a
program using release/acquire order annotations. For instance, to
ensure the “natural” behavior of the message-passing idiom, the
program from above can be annotated as in Figure 1.
In the modified program, all accesses to the location d are now
annotated as non-atomic, which means racy concurrent manipula-
tions with them are considered run-time errors. What is more im-
portant, the write to f in the left thread is now annotated with rel
modifier, which “publishes” the effects of the previous operations,
making them observable by concurrently running threads after the
assigned to f value 1 is read by them. Furthermore, the read from
f in the right thread is now annotated with acq, preventing the op-
erations following it in the same thread from taking effect before
the read itself takes place. Together, the release/acquire modifiers
in Figure 1 create a synchronization order we are seeking for and
ensure that the second assignment to r will only take place after the
repeat-loop terminates, hence the observed value of f is 1, which
implies that the observed value of d is 5, thanks to the release-write,
so the final value of r is also 5. Notice that there is also no race be-
tween the two concurrent non-atomic accesses to d, as those are
clearly separated in time, thanks to the synchronization between
release/acquire accesses to f.
Axiomatic semantics and execution orders The state-of-the-art
formalization [7] of C11 defines semantics for program execution
as a set of graphs, where nodes denote memory accesses (i.e., reads
and writes) with particular input/result values, and edges indicate
ordering relations between them.1
One instance of an execution graph for MP_rel+acq+na is
shown in Figure 2. The edges labelled by sb indicate a natural pro-
gram order, reconstructed from the program’s syntax. The green
edge marked sw indicates the synchronizes-with relation, which
arises dynamically between a release-write and acquire-read of the
same value from the same location. The transitive closure of the
union of the sb and sw relations is called happens-before relation
(hb) and is central for defining the observed behaviors. In particu-
lar, a value X, written at a point R1 of a program, can be only read
at a point R2 if there is no hb-ordering between the corresponding
read event in R2 and write event in R1. That, the read-from order
(rf) must not contradict the hb order.
1 For illustrative purposes, here we employ a version of execution
graphs [49] with additional explicit nodes for spawning and joining threads.
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writena f 0  
(τf = 0)
writena d 0  
(τd = 0)
spawn threads
join threads
writena d 5  
(τd = 1) readacq f 1
readna d 5 writerel f 1  (τf = 1)
sbsb
sb
sb
sbsb
sb sb
rfrf
sw
Figure 2. Execution orders in the message passing example.
The C11 standard defines a number of additional axioms, spec-
ifying the consistent execution graphs. In particular, all write ac-
tions on an atomic location (i.e., such that it is not accessed non-
atomically) must be totally ordered via modification ordering rela-
tion (mo), which is consistent with hb, restricted to this location: if
a write operation W2 to a location ` has a greater timestamp than
W1, also writing to `, then W1 cannot be hb-ordered after W2. The
mo relation is shown in Figure 2 via per-location timestamps τ−,
incremented as new values are stored. Moreover, a read event R1
cannot read from W1, if R1 is hb-ordered after W2, i.e., it’s aware
of the later write W2, as illustrated by rf-edges in Figure 2, prevent-
ing the case of reading of 0 from d.
2.1 Synchronizing threads’ knowledge via viewfronts
The read-from relation determines the results of reads in specific
program locations depending on preceding or concurrent writes by
relying on the global sb and sw orderings, and restricting them
according to the C11 axioms. To avoid the construction of global
partial orders and provide an incremental operational formalism for
executing concurrent C11 programs, we focus on the mo relation
for specific locations, making it an inherent component of the
program state. We call this state component a history: it contains
totally ordered “logs” of updates to every shared memory location,
indexed by timestamps (natural numbers). The history is objective
(i.e., global): it contains information about all updates to shared
locations, as they took place during the execution.
However, the way threads “see” the history with respect to par-
ticular locations is subjective (i.e., thread-local): each thread has its
own knowledge of what is the “latest” written value to each loca-
tion. Thus, the value a thread actually reads can be written no ear-
lier than what the thread considers to be the location’s latest value.
To formalize this intuition, we define the notion of viewfronts.
A viewfront is a partial function from memory locations to nat-
ural numbers, representing timestamps in the corresponding loca-
tion’s part of the history. A thread’s viewfront represents its knowl-
edge of what were the timestamps of last written values to the rele-
vant locations that it is aware of. When being a subject of a release-
write, a location will store the viewfront of a writing thread, which
we will refer to as synchronization front, in addition to the actual
value being written. Symmetrically, another thread performing a
synchronized load (e.g., acquire-read) from the location will update
its viewfront via the one “stored” in the location. Viewfronts, when
used for expressing release/acquire synchronization, are reminis-
cent to vector time frames [39], but are used differently to express
more advanced aspects of C11 atomicity (see Section 3 for details).
The following table represents the history and the threads’
viewfronts for the example from Figure 1 at the moment the left
thread has already written 1 and 5 to f and d, but the right thread
has not yet exited the repeat-loop.
[x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[x]rlx := 1
r2 = [x]rlx ;
[y]rlx := 1
Figure 3. An example with early reads (LB_rlx).
τ f d
0 0, ⊥ R 0, ⊥ R
1 1, (f 7→ 1, d 7→ 1) L 5, ⊥ L
The values in the first column (0, 1) are timestamps, ascribing
total order mo to the values written to a certain location (f and
d correspondingly). The remaining columns capture the sequence
of updates of the locations, each update represented as a pair of a
value and a stored synchronization front. Viewfronts form a lattice,
as partial maps from locations to timestamps, with ⊥ = ∅. The ⊥
fronts are used for location updates corresponding to non-atomic
stores. The front (f 7→ 1, d 7→ 1) was stored to f upon executing
the corresponding release-write, capturing the actual viewfront L
of the left thread. The right thread’s viewfront R indicates that it
still considers f and d to be at least at timestamp 0, and, hence, can
observe their values at timestamps larger or equal than 0.
Let us explore a complete execution trace of the program from
Figure 1. The initial state looks as follows:
τ f d
0 - -
anf after the parent thread executes ‘[f]na := 0’ and ‘[d]na := 0’,
it becomes:
τ f d
0 0, ⊥ P 0, ⊥ P
Two subthreads are spawned, inheriting the parent’s viewfront:
τ f d
0 0, ⊥ L R 0, ⊥ L R
The left subthread performs ‘[d]na := 5’, incrementing the times-
tamp τ of d and updating its own viewfront L :
τ f d
0 0, ⊥ L R 0, ⊥ R
1 - 5, ⊥ L
Next, the left thread executes ‘[f]rel := 1’, updating its viewfront
and simultaneously storing it to the 1-entry f:
τ f d
0 0, ⊥ R 0, ⊥ R
1 1, (f 7→ 1, d 7→ 1) L 5, ⊥ L
The right thread can read the values of f, stored no later than
its viewfront R indicates, thus, eventually it will perform the
acquire-read from f with τf = 1, updating its R correspondingly:
τ f d
0 0, ⊥ 0, ⊥
1 1, (f 7→ 1, d 7→ 1) L R 5, ⊥ L R
Now the right thread’s viewfront is updated with respect to the
latest store to d, it reads 5 from it, and the threads join:
τ f d
0 0, ⊥ 0, ⊥
1 1, (f 7→ 1, d 7→ 1) P 5, ⊥ P
2.2 Speculating with operation buffers
Relaxed atomics in C11 allow for speculative program optimiza-
tions, which might result in out-of-order behaviors, observed dur-
ing concurrent executions under weak memory assumptions.
As a characteristic example of such a phenomenon, consider the
program in Figure 3. The C11 standard [3], as well as its axiomatic
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[x]rlx := 0; [y]rlx := 0; [z]rlx := 0;
if [x]rlx
then [z]rlx := 1;
[y]rlx := 1
else [y]rlx := 1 fi
if [y]rlx
then [x]rlx := 1;
else 0 fi
res := [z]rlx
Figure 4. A program allowing if-speculations (SE_simple).
formal models [5,7,49], allow for the outcome r1 = 1 ∧ r2 = 1 by
the end of its execution, as a result of rearranging instructions. Alas,
our viewfront-based semantics cannot account for such a behavior:
in order to be read from a location, a value should have been first
stored into the history by some thread! However, in the example, it
is either x or y that stores 1 (but not both) at the moments r1 and
r2 were assigned. That is, while viewfront manipulation enables
fine-grained control of what can be observed by threads, it does not
provide enough flexibility to specify when effects of a particular
thread’s operations should become visible to concurrent threads.
To account for such anomalies of relaxed behaviors, we intro-
duce per-thread operation buffers, which allow a thread to post-
pone an execution of an operation, “resolving” it later. An opera-
tion buffer itself is a queue of records, each of which contains an
essential information for performing the corresponding postponed
operation. For instance, for a postponed read action, a thread allo-
cates a fresh symbolic value to substitute for a not-yet-resolved read
result, and adds a tuple, containing the location and the symbolic
value, to the buffer. For a write action the thread puts an another
tuple, the location and the value to store to it, to the buffer. As it
proceeds with the execution, the thread can non-deterministically
resolve an operation from the buffer if there is no operation be-
fore it, which may affect its result, e.g., a write to the same loca-
tion, or an acquire-read changing the local viewfront. For instance,
in Figure 3, buffering the effects of the two relaxed reads, [y]rlx
and [x ]rlx , postpones their effects beyond the subsequent writes,
enabling the desired outcome, as by the moment the reads are re-
solved, the corresponding 1’s will be already stored to the history.
Nested buffers and speculative conditionals The idea of buffering
operations for postponing their effects in a relaxed concurrency
settings is not novel and has previously appeared in a number of
related weak memory frameworks [10, 11, 13, 16]. However, in our
case it comes with a twist, making it particularly well suited for
modelling C11 behaviors, while avoiding “bad” executions.
To illustrate this point, let us consider an example of a specu-
lative optimization involving a conditional statements. Such opti-
mizations are known to be difficult for modelling in relaxed con-
currency [5, 38]. For instance, in the program in Figure 4, the as-
signment [y]rlx := 1 can be “pulled out” from both branches of
the left thread’s conditional statement, as it will be executed any-
way, and, furthermore, it does not bear a data dependency with the
possible preceding assignment [y]rlx := 1. Such an optimization
will, however, lead to interesting consequences: in the right thread,
the conditional statement might succeed assigning 1 to x, therefore
leading to the overall result res = 1. This outcome relies on the
fact that the optimization, which made [y]rlx := 1 uncondition-
ally visible to the right thread, was done speculatively, yet it has
been justified later, since the same assignment would have been
performed no matter which branch has been executed.
Luckily, to be able to express such a behavior, our buffer ma-
chinery requires only a small enhancement: nesting. In the seman-
tics, upon reaching an if-then-else statement, whose condition’s ex-
pression is a result of some preceding relaxed read, which is not
yet resolved, we create a tuple, containing the symbolic represen-
tation of the condition as well as two empty buffers, to be filled
[x]rlx := 0; [y]rlx := 0;
if [x]rlx
then [y]rlx := 1
else 0 fi
if [y]rlx
then [x]rlx := 1
else 0 fi
r1 = [x]rlx ; r2 = [y]rlx
Figure 5. Program with C11-allowed Thin-Air behavior (OTA_if).
with postponed operations of the left and the right branches, corre-
spondingly. The tuple is then added to the thread’s main operation
buffer.
More specifically, in the program SE_simple, the history after
the three initial relaxed writes is as follows:
τ x y z
0 0, (x 7→ 0) 0, (y 7→ 0) 0, (z 7→ 0)
The left thread then postpones reading from x and start the execut-
ing the if statement speculatively, with the following buffer:
〈 a = [x]rlx ; if a 〈〉 〈〉 〉
Proceeding to execute the two branches of the if-statement with
focusing on the corresponding nested buffers, the left thread even-
tually fills them with the postponed commands:
〈 a = [x]rlx ; if a 〈[z]rlx := 1; [y]rlx := 1〉 〈[y]rlx := 1〉 〉
At this point the two sub-buffers contain the postponed write
[y]rlx := 1, and no other postponed operations in the same buffers
are in conflict with them. This allows the semantics to promote this
write to the upper-level buffer (i.e., the main buffer of the thread):
〈 a = [x]rlx ; [y]rlx := 1; if a 〈[z]rlx := 1〉 〈〉 〉
Next, the write is resolved, so its effect is visible to the right thread:
〈 a = [x]rlx ; if a 〈[z]rlx := 1〉 〈〉 〉
At that moment, the overall history looks as follows:
τ x y z
0 0, (x 7→ 0) 0, (y 7→ 0) 0, (z 7→ 0)
1 - 1, (y 7→ 1) -
Hence, the right thread can read 1 from the location y, take the then
branch of the if statement, and perform the write to x:
τ x y z
0 0, (x 7→ 0) 0, (y 7→ 0) 0, (z 7→ 0)
1 1, (x 7→ 1) 1, (y 7→ 1) -
Now the left thread can resolve the postponed read a = [x]rlx ob-
taining 1 as its result and reducing the operation buffer:
〈 if 1 〈[z]rlx := 1〉 〈〉 〉
By evaluating the buffered if and resolving the write [z]rlx := 1:
τ x y z
0 0, (x 7→ 0) 0, (y 7→ 0) 0, (z 7→ 0)
1 1, (x 7→ 1) 1, (y 7→ 1) 1, (z 7→ 1)
Reading from the latest record for z results in res = 1.
The idea of nested buffers with promoting duplicating records
from a lower to an upper level (under some dependency conditions)
naturally scales for the case of nested if-statements.
On the Out-of-Thin-Air problem So what are the “bad” execu-
tions that should be prohibited by a meaningful semantics?
The C11 standard [2, 3] and the axiomatic semantics [7] allow
for so-called Out-of-Thin-Air (OTA) behaviors, witnessed by self-
satisfying conditionals, such as the one represented by the program
in Figure 5, which, according to the standard is allowed to end up
with r1 = r2 = 1. Such behavior is, however, not observable on any
of the major modern architectures (x86, ARM, and POWER), and
considered as a flaw of the model [5,8], with researchers developing
alternative semantics for relaxed atomics that avoid OTA [38].
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[x]sc := 0; [y]sc := 0;
[x]sc := 1;
r1 = [y]sc
[y]sc := 1;
r2 = [x]sc
Figure 6. A program with SC synchronization (SB_sc).
Notice the only essential difference between the programs in
Figure 4 and 5 is that in the former the write performed specula-
tively will always take place, whereas in the latter one the specula-
tive writes in the then-branch might end up unjustified.
As we have previously demonstrated, our semantics supports
the weak behavior of the program in Figure 4, and outlaws it for
the program in Figure 5, as the conditions for promoting buffered
operations in the if-branches will not be met in the latter case.
3. Advanced Aspects of C11 Concurrency
In this section, we elaborate and employ the ideas of viewfronts
and operation buffers to adequately capture the remaining aspects
of C11 concurrency. In particular, we (i) show how to extend
the viewfront mechanism to support sequentially-consistent (SC)
and non-atomic (NA) memory accesses, as well as consume-reads,
(§§3.1–3.3); (ii) employ operation buffers to account for specific
phenomena caused by sequentialization optimization (§3.4), and
(iii) demonstrate the interplay between relaxed atomics and RA-
synchronization (§3.5).
3.1 Sequentially-consistent memory accesses
To see the difference between SC-style and release/acquire-synchro-
nization in C11, consider the program in Figure 6. All SC-operations
are totally ordered with respect to each other, and the last of
them is either read from x, or from y. Thus, the overall outcome
r1 = 0 ∧ r2 = 0 is impossible. Replacing any of the sc modifiers
by release or acquire in the corresponding writes and reads, makes
r1 = 0 ∧ r2 = 0 a valid outcome, because there is no more the
total order on all operations. In particular, the left subthread (with
RA modifiers instead of SC) could still read 0 from y, as by its
viewfront, which at that moment is (x 7→ 1, y 7→ 0).
In the axiomatic model [7,49], the restricted set of SC behaviors
is captured by introducing an additional order sc and several ax-
ioms, requiring, in particular, consistency of sc with respect to hb
and mo. In our operational setting, it means that an SC-read cannot
read from a write with a smaller timestamp than the greatest times-
tamp of SC-writes to this location. To capture this requirement,
we instrument the program state with an additional component—
a global viewfront of sequentially consistent memory operations
(σsc), which is being updated at each SC-write.
3.2 Non-atomic memory accesses and data races
Following the C11 standard [2, 3], our semantics does not draw a
distinction between non-atomic and atomic locations (in contrast
with the axiomatic model [7]). However, data races involving non-
atomic memory operations (whose purpose is data manipulation,
not thread synchronization) might result in an undefined behavior.
Consider the following two code fragments with data races on
non-atomics. In the first case, a thread performs a na-read concur-
rently with a write to the same location.
[d]na := 0;
[d]rlx := 1 r = [d]na
We can detect the data race, when the right subthread is executed af-
ter the left one, so it performs the na-read, while not being “aware”
of the latest write to the same location. As our semantics constructs
the whole state-space for all possible program executions, we will
identify this data race on some execution path.
The second case is an opposite one: na-write and atomic read:
[p]na := null ; [d]na := 0; [x]na := 0;
[x]rlx := 1;
[d]na := 1;
[p]rel := d
r1 = [p]con ;
if r1 != null
then r2 = [r1]na ;
r3 = [x]rlx
else r2 = 0; r3 = 0
fi
Figure 7. An example with a consume read (MP_con+na_2).
[x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[z1]rlx := r1
0 r2 = [x]rlx ;[z2]rlx := r2
0
[x]rlx := 1 [y]rlx := 1
Figure 8. A program with non-flat thread joining (LB_rlx+join).
[d]na := 0;
[d]na := 1 r = [d]rlx
It still has a data race involving a non-atomic access, which, how-
ever, we cannot detect by comparing threads’ viewfronts. To iden-
tify data races of this kind, we extend the state with a global na-
front, storing a timestamp of the last na-write to a location. Now,
if the left thread executes its na-write first, the atomic read in the
right one will not be aware of it, which will be manifested as a data
race, thanks to the na-front.
3.3 Consume-reads
Unlike acquire-reads, consume-reads [33] do not update a thread’s
viewfront, but provide a synchronization front only for subsequent
reads that are dereferencing their result.
Consider the code fragment in Figure 7. Here, we have message-
passing of data stored in d via location p. The right thread em-
ploys a consume-read from p. In the case when it gets a non-null
value (representing a pointer to d), it reads from it to r2, and af-
ter that from location x to r3. There might be three possible out-
comes: r1 = null ∧ r2 = 0 ∧ r3 = 0, r1 = d ∧ r2 = 1 ∧ r3 = 1,
and r1 = d ∧ r2 = 1 ∧ r3 = 0. Changing the consume-read to an
acquire one makes the last triple forbidden, as the right thread’s
viewfront would become up to date with both [x]rlx := 1 and
[d]rlx := 1 after acquire-reading a non-null pointer value from p.
At the same time, consume-read r1 = [p]con provides synchroniza-
tion only for r2 = [r1]rlx , which explicitly dereferences its result,
but not for r3, which has no data-dependency with it.
Adding consume-reads to the semantics requires us to change
the program syntax to allow run-time annotations on reads, which
might be affected by consume ones. When a consume-read is ex-
ecuted, it retrieves some value/front-entry (v, σ) from the history,
as any other read. Unlike an acquire-read, it does not update the
thread’s viewfront by the retrievedσ. Instead, it annotates all subse-
quent data-dependent reads by the front σ. Later, when these reads
will be executed, they will join the front σ from the annotation with
the thread’s viewfront for computing the lower boundary on the rel-
evant location’s timestamp. The same process is applied to annotate
data-dependent postponed reads in buffers, which might refer to the
symbolic result of a consume-read.
3.4 Threads joining and synchronization
Once two threads join, it is natural to expect that all their post-
poned memory operations are resolved, i.e., they have empty op-
eration buffers. This is reflected in the axiomatic semantics [7]
by an additional-synchronizes-with relation, which is a part of
the happens-before relation. Thus, every memory action of joined
threads happens-before actions which are syntactically after the
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[f]na := 0; [d]na := 0; [x]na := 0;
[d]na := 5;
[f]rel := 1;
[x]rel := 1;
[f]rlx := 2
repeat [f]acq == 2 end ;
r1 := [d]na ;
r2 := [x]rlx
Figure 9. Example of release sequence (MP_rel+acq+na+rlx_2).
[x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[x]rel := 1
r2 = [x]rlx ;
[y]rel := 1
Figure 10. Postponed relaxed reads and release-writes
(LB_rel+rlx).
join point. Our semantics achieves this by merging viewfronts at
join and forcing resolution of all operations in the buffers.
However, the C11 standard is intended to allow sequentializa-
tion optimization [48], i.e., S1 ‖ S2  S1 ; S2, making the previous
assumption unsound. This is illustrated by the program in Figure 8,
in which the parallel compositions with “idle” threads might be
optimized by replacing them with non-idle parts. After such an op-
timization it is possible to observe 1s as result values of z1 and z2.
To account for this, we allow an alternative instance of a thread-
joining policy, implemented as an aspect, which takes all possible
interleavings of the threads’ operation buffers (with an idle thread
being a natural unit), thus achieving the behavior we seek for.
3.5 Relaxed atomics and synchronization
Interaction between relaxed atomics and RA-synchronization is
particularly subtle, due to a number of ways they might affect the
outcomes of each other. We identify these points of interaction and
describe several design decisions, elaborating the structure of the
state, so the requirements imposed by the C11 standard are met.
3.5.1 Relaxed writes and release sequences
Since a relaxed read cannot be used for synchronization, in our
semantics it does not update the viewfront of the thread with a
synchronization front from the history (as an acquire read does).
However, when an acquire-read in thread T2 reads a result of a
relaxed write performed by thread T1, it should be synchronized
with a preceding release-write to the same location performed by
thread T1, if there is one. This observation follows the spirit of the
axiomatic model [7], which defines a notion of release sequence
between the writes of thread T1.
For an example, let us take a look at Figure 9 presenting a mod-
ified version of the message-passing program. The only possible
outcome for r1 is 5, because when [f]acq gets 2, it also becomes syn-
chronized with [f]rel := 1, which precedes [f]rlx := 2 in the left
thread. At the same time r2 can be either 0, or 1: 0 is a possible out-
come for r2, because [f]acq synchronizes with [f]rel := 1, which
precedes the [x]rel := 1 write, which therefore might be missed.
To express this synchronization pattern in our model, we instru-
ment the state with per-thread write-fronts, containing information
about last release-writes to locations performed by the thread. Upon
a relaxed write, this information is used to retrieve a synchroniza-
tion front from the history record with a timestamp equal to the
write-front value, contributed by a preceding release-write.
3.5.2 Postponed relaxed operations and synchronization
Consider the program in Figure 10, which is similar to the example
from Figure 3, but writes have release-modifiers. Since a release-
write does not impose any restriction without a related acquire
read, it is still possible to get the result r1 = r2 = 1. Therefore,
our semantics allows to perform a release-write even if there are
postponed reads from other locations in the thread’s buffer.
[x]rlx := 0; [y]rlx := 0;
r1 = [y]acq ;
[x]rlx := 1
r2 = [x]rlx ;
[y]rel := 1
Figure 11. Postponed relaxed reads and RA (LB_rel+acq+rlx).
[x]rlx := 0; [y]rlx := 0;
[x]rlx := 1;
[y]rel := 2
[y]rlx := 1;
[x]rel := 2
r1 = [x]rlx ; r2 = [y]rlx
Figure 12. Postponed writes and release-writes (WR_rlx+rel).
The program in Figure 11 is more problematic, as it has re-
lease/acquire modifiers on accesses to y, and postponing the read
[x]rlx in the right thread might lead to r1 = r2 = 1. Notice that
such an outcome is in conflict with the semantics of RA, as as-
signing 1 to r1 would imply synchronization between [y]rel = 1
and r1 = [y]acq , thus the former happens before the latter one! Fol-
lowing the rules of RA-synchronization, r2 = [x]rlx should happen
before [x]rlx = 1 as well, making it impossible to read 1 into r2.
The problem is clear now: we need to prevent from happening
the situations, when a read, postponed beyond a release-write W ,
is resolved after some concurrent acquire-read gets synchronized
with W , as it might damage RA-synchronization sequences.
To achieve this, we instrument the state with a global list γ of
triples that consist of: (i) a location `, (ii) a timestamp τ of some
executed write, and (iii) a symbolic value x of a read postponed
beyond this write. When executing a release-write W , which stores
a value to a location ` with a timestamp τ, for each thread-local
postponed read, we globally record a triple 〈`, τ, x〉, where x is the
symbolic value of the read. An acquire-read of the (`, τ) history
entry by another thread succeeds only if there are no 〈`, τ, x〉 left
in γ for any symbolic value x. Resolving a postponed read with a
symbolic value x removes all x-related entries from γ.
The program in Figure 12 (2+2W from [26]) demonstrates an-
other subtlety, caused by interaction between postponed writes and
RA-synchronization. According to the standard, r1 = r2 = 1 is its
valid outcome, and to achieve that in our semantics the correspond-
ing relaxed writes should be committed to the history after the re-
lease ones. However, if the another (third) thread performs an ac-
quire read from the history record of one of the release writes, it
should become aware of the previous corresponding relaxed write.
We solve the problem using the same global list γ as with post-
poned reads. If a release-write is performed before a postponed one,
it adds a corresponding triple to γ. Subsequently, a synchronizing
acquire-read from a history record will not be performed until the
corresponding triple is in the list. The only difference is that when
the semantics resolves a postponed write, it does not only delete the
corresponding records from γ, but also updates the synchronization
front in the history record stored by the release write, therefore,
“bringing it up-to-date” with the globally published stored values.
3.6 Putting it all together
As one can notice, almost every aspect of the C11 standard, out-
lined in Sections 3.1–3.5 requires us to enhance our semantics in
one way or another. The good news are that almost all of these en-
hancements are orthogonal: they can be added to the operational
model independently. For instance, one can consider a subset of
C11 with RA-synchronization, relaxed and non-atomic accesses,
but without accounting for release-sequences or SC-accesses.
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e ::= x | z (∈ Z) | e1 op e2 | choice e1 e2
fst e | snd e | (e1, e2) | ι
op ::= + | − | ∗ | / | % | == | !=
ι ::= ` | x
` — location identifier
x — local variable
v ::= ` | z | (v1, v2)
s ::= e | x = s1 ; s2 | spw s1 s2 |
if e then s1 else s2 fi | repeat s end |
[ι]RM | [ι]WM := e | casSM,FM(ι, e1, e2)
sRT ::= stuck | par s1 s2
RM ::= sc | acq | con | rlx | na
WM ::= sc | rel | rlx | na
SM ::= sc | relAcq | rel | acq | con | rlx
FM ::= sc | acq | con | rlx
Figure 13. Syntax of statements and expressions.
4. Operational Semantics, Formally
In this section, we formally describe main components of our op-
erational semantics for C11, starting from the definition of the lan-
guage, histories and viewfronts, followed by the advanced aspects.
The semantics of consume-reads is described in Appendix ??.
4.1 Language syntax and basic reduction rules
The syntax of the core language is presented in Figure 13. The
meta-variable e ranges over expressions, which might be integer
numbers z , location identifiers `, (immutable) local variables x,
pairs, selectors and binary operations. The random choice operator,
which non-deterministically returns one of its arguments. At the
moment, arrays or pointer arithmetics are not supported.
Programs are statements, represented by terms s, most of which
are standard. As customary in operational semantics, the result
of a fully evaluated program is either a value v or the run-time
stuck statement, which denotes the result of a program that “went
wrong”. For instance, it is used to indicate all kinds of undefined
behavior, e.g., data races on non-atomic operations or reading from
non-initialized locations. The spw s1 s2, when reduced, spawns
two threads with subprograms s1 and s2 respectively, emitting the
run-time statement par s1 s2, which is necessary for implementing
dynamic viewfront allocation for the newly forked threads, as will
be described below. In our examples, we will use the parallel
composition operator || for both spw and par statements.
A binding statement x = s1 ; s2 implements sequential compo-
sition by means of substituting s1 in s2 for all occurrences of x.
Location-manipulating statements include reading from a location
([ι]RM), writing ([ι]WM := e), and compare-and-set on a location
ι (casSM,FM(ι, e1, e2)). These statements are annotated with order
modifiers. We will sometimes abbreviate r1 = [x]RM ; [y]WM := r2
as [y]WM := [x]RM and r1 = s ; r1 as r1 = s.
Meta-variable ξ ranges over dynamic environments, defined fur-
ther. Evaluation of a program s in the semantics starts with the ini-
tial state 〈s, ξinit 〉, where ξinit contains an empty history, and an
empty viewfront for the only initial thread. The semantics is de-
fined in reduction style [18], with most of its rules of the form
. . .
〈E[s], ξ〉 =⇒ 〈E[s′], ξ′〉
where E is a reduction context, defined as follows:
E ::= [ ] | x = E; s | par E s | par s E
If there is more than one thread currently forked, i.e., the program
expression contains a par node, its statement might be matched
against E[s] in multiple possible ways non-deterministically.
ξ′ = spawn(E, ξ)
Spawn
〈E[spw s1 s2], ξ〉 =⇒ 〈E[par s1 s2], ξ′〉
ξ′ = join(E, ξ)
Join
〈E[par v1 v2], ξ〉 =⇒ 〈E[(v1, v2)], ξ′〉
Figure 14. Generic rules for spawning and joining threads
State ξ ::= 〈H , ψrd〉
History H ::= (`, τ) ⇀ 〈v, σ〉
Viewfront function ψrd ::= pi ⇀ σ
Viewfront σ ::= ` ⇀ τ
Thread path pi — (l | r )∗
Timestamp τ ∈ N — timestamp
Figure 15. States, histories and viewfronts.
The core rules of our semantics, involving non-memory opera-
tions, are standard and are presented in Appendix B. The only in-
teresting rules are for spawning and joining threads (Figure 14),
as they alter the thread-related information in the environment
(e.g., the viewfronts). The exact shape of these rules depends on
the involved concurrency aspects, which define the meta-functions
spawn and join.
4.2 Histories and Viewfronts
In its simplest representation, the program environment ξ is a pair,
whose components are a history H and per-thread viewfront func-
tion ψrd, defined in Figure 15.
A history H is a partial function from location identifiers ` and
timestamps τ to pairs of a stored value v and a synchronization
front σ. Further aspects of our semantics feature different kinds
of fronts, but all of them have the same shape, mapping memory
locations to timestamps. Per-thread viewfront function ψrd maps
thread paths (pi) to viewfronts. A thread path is a list of directions
(l | r ), which shows how to get to the thread subexpression inside a
program statement tree through the par nodes: it uniquely identifies
a thread in a program statement. We use an auxiliary function path
in the rules to calculate a path from an evaluation context E.
Once threads are spawn, they inherit a viewfront of their parent
thread, hence the simplest spawn function is defined as follows:
spawn(E, 〈s, ψrd〉) , 〈s, ψrd[pi l 7→ σrd, pi r 7→ σrd]〉
where pi = path(E), and σrd = ψrd(pi). When threads join, their
parent thread gets a viewfront, which is the least upper bound (join)
of subthread viewfronts:
join(E, 〈s, ψrd〉) = 〈s, ψrd[pi 7→ σlrd unionsq σrrd]〉
where pi = path(E), σlrd = ψ
rd(pi l ), and σrrd = ψ
rd(pi r ), thus,
synchronizing the children threads’ views.
We can now define the first class of “wrong” behaviors, corre-
sponding to reading from non-initialized locations (Figure 16). The
rules are applicable in the case when a thread tries to read from a
location, which it knows nothing about, i.e., its viewfront is not yet
defined for the location, making it uninitialized from the thread’s
point of view. This condition is also satisfied if the location is not
initialized at all, i.e., it has no corresponding records in the history.
4.3 Release/Acquire synchronization
The reduction rules for release-write and acquire-read are given in
Figure 17. A release-write augments the history with a new entry
(`, τ) 7→ (v, σ), where v is a value argument of the write, and σ is a
synchronization front, which now might be retrieved by the threads
reading from the new history entry. The stored front σ is the same
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ξ = 〈H , ψrd〉 pi = path(E) σrd = ψrd(pi) σrd(`) = ⊥
Read-Uninit
〈E[[`]RM], ξ〉 =⇒ 〈stuck, ξinit 〉
ξ = 〈H , ψrd〉 pi = path(E) σrd = ψrd(pi) σrd(`) = ⊥
CAS-Uninit
〈E[casSM,FM(`, e1, e2)], ξ〉 =⇒ 〈stuck, ξinit 〉
Figure 16. Rules for reading from an uninitialized location.
ξ = 〈H , ψrd〉 pi = path(E) τ = Nextτ(H , `)
σrd = ψ
rd(pi) σ = σrd[` 7→ τ]
ξ′ = 〈H [(`, τ) 7→ (v, σ)], ψrd[pi 7→ σ]〉
WriteRel
〈E[[`]rel := v], ξ〉 =⇒ 〈E[v], ξ′〉
ξ = 〈H , ψrd〉 pi = path(E) H (`, τ) = (v, σ)
σrd = ψ
rd(pi) σrd(`) ≤ τ
ξ′ = 〈H , ψrd[pi 7→ σrd unionsqσ]〉 ReadAcq
〈E[[`]acq], ξ〉 =⇒ 〈E[v], ξ′〉
Figure 17. Reduction rules for release/acquire atomics.
ξ = 〈. . . , σsc〉 . . . ξ′ = 〈. . . , σsc[` 7→ τ]〉
WriteSC
〈E[[`]sc := v], ξ〉 =⇒ 〈E[v], ξ′〉
ξ = 〈. . . , σsc〉 . . . mx(σrd(ι), σsc(ι)) ≤ τ
ReadSC
〈E[[`]sc], ξ〉 =⇒ 〈E[v], ξ′〉
Figure 18. Reduction rules for SC atomics.
as the viewfront of the writer thread after having stored the value,
i.e., featuring updated `-entry with the new timestamp τ.
An acquire-read is more interesting. It non-deterministically
chooses, from the global history, an entry (`, τ) 7→ (v, σ), with
a timestamp τ which is at least a new as the timestamp τ′ for
the corresponding location ` in the thread’s viewfront σrd (i.e.,
τ′ ≤ τ). The value v replaces the read expression inside the context
E, and the thread’s local viewfront σrd is updated via the retrieved
synchronization front σ. The RA-CAS operations (rules omitted
for brevity) behave similarly with only difference: a successful
CAS reads from the latest entry in the history.
4.4 SC operations
To account for SC operations, we augment ξ with sc-front:
ξ ::= 〈. . . , σsc〉
that maps each location to a timestamp of the latest entry in the
location history, which has been added by a SC-write.
The SC operations update the history and local/stored fronts
similarly to RA atomics. In addition, an SC-write updates sc-front,
and an SC-read introduces an additional check for the timestamp τ,
taking max of two viewfronts, as defined in Figure 18.2 That is, the
rule ReadSC ensures that an SC-read gets a history entry, which is
not older than the one added by the last SC write to the location.
4.5 Non-atomic operations
For non-atomic accesses we augment ξ with na-front:
ξ ::= 〈. . . , σna〉
Similarly to sc-front, it maps a location to the latest corresponding
na-entry in the history, and it is updated by NA-writes.
2 Read and write rules only depict difference with the release/acquire ones.
ξ = 〈H , ψrd, . . . , σna〉 . . .
σrd(`) ≡ LastTS(H , `) σ = σrd[` 7→ τ]
ξ′ = 〈H [(`, τ) 7→ (v, ())], ψrd[pi 7→ σ], . . . , σna[` 7→ τ]〉
WriteNA
〈E[[`]na := v], ξ〉 =⇒ 〈E[v], ξ′〉
ξ = 〈H , ψrd, . . . , σna〉 . . .
τ = LastTS(H , `) τ ≡ σrd(`) H (`, τ) = (v, σ)
ReadNA
〈E[[`]na], ξ〉 =⇒ 〈E[v], ξ〉
ξ = 〈H , ψrd, . . . , σna〉 . . . σrd(`) , LastTS(H , `)
ReadNA-stuck1
〈E[[`]na], ξ〉 =⇒ 〈stuck, ξ〉
ξ = 〈H , ψrd, . . . , σna〉 . . . σrd(`) < σna(`)
ReadNA-stuck2
〈E[[`]RM], ξ〉 =⇒ 〈stuck, ξ〉
Figure 19. Reduction rules for non-atomics.
ξ = 〈H , ψrd, . . .〉 . . .
ξ′ = 〈H , ψrd[pi 7→ σrd[` 7→ τ]], . . .〉 ReadRlx
〈E[[`]rlx], ξ〉 =⇒ 〈E[v], ξ′〉
ξ = 〈H , ψrd, . . . , ψwr〉 . . .
τrel = ψ
wr(pi)(`) (_, σsync) = H (`, τrel )
ξ′ = 〈H [(`, τ) 7→ (v, σsync[` 7→ τ])],
ψrd[pi 7→ σrd[` 7→ τ]], . . . , ψwr〉 WriteRlx
〈E[[`]rlx := v], ξ〉 =⇒ 〈E[v], ξ′〉
ξ = 〈H , ψrd, . . . , ψwr〉 . . .
σwr = ψ
wr(pi) σ′wr = σwr[` 7→ τ]
ξ′ = 〈. . . , ψwr[pi 7→ σ′wr]〉 WriteRel’
〈E[[`]rel := v], ξ〉 =⇒ 〈E[v], ξ′〉
Figure 20. Reduction rules for relaxed atomics.
The real purpose of na-front is to detect data races involving
NA-operations as defined in Figure 19. When a thread performs
NA-write or NA-read (see WriteNA, ReadNA rules), it must be
aware of the latest stored record of the location (i.e., it should match
the timestamp in its local front σrd). Violating this side condition
is condemned to be a data race and leads to undefined behavior
(ReadNA-stuck1). In addition, if a thread performs any write to
or read from a location, it should be aware of the latest NA-record
to the location (see the side condition σrd(`) < σna(`) in the rule
ReadNA-stuck2).3 The stuck-cases reflect the cases when a write
or a read is in data race with the last NA-write to the location.
Unlike release or SC-writes, NA-writes do not store a front to
the history entry, as they cannot be used for synchronization. A
similar fact holds for NA-reads: they do not get a stored front from
the history entry, upon reading from it.
4.6 Release-sequences and write-fronts
Relaxed reads do not update their thread’s viewfront with a syn-
chronization front from the history (see ReadRlx rule in Figure 20).
At this stage, their support does not require augmenting the state.
An additional instrumentation is required, though, to encode
release sequences. As discussed in Section 3.5, an acquire-read,
when reading the result of a relaxed write, might get synchronized
with a release-write to the same location performed earlier by the
same writer thread. To account for this, we introduce per-thread
3 Rules WriteNA-stuck1 and WriteNA-stuck2 are similar and can be
found in Appendix B.
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write-front function ψwr as an environment component:
ξ ::= 〈. . . , ψwr〉
It is similar to the viewfront function ψrd, but it stores a timestamp
of the last release-write to a location by the thread. Specifically,
when a thread performs a relaxed write W (see rule WriteRlx in
Figure 20), it checks if there was a release-write W ′ performed
by it earlier, takes a synchronization front σsync from the history
entry, added by W ′, and stores it as the synchronization front
in the new history entry.4 Additionally, we need to modify the
old rules WriteRel, WriteSC, CAS-Rel, etc., so they update ψwr
correspondingly (e.g., see rule WriteRel’ in Figure 20).
We also need to change our meta-functions, in order to account
for the ψwr component of the state environment:
spawn(E, 〈. . . , ψwr〉) = 〈. . . , ψwr[pi l 7→ ⊥, pi r 7→ ⊥]〉
join(E, 〈. . . , ψwr〉) = 〈. . . , ψwr[pi 7→ ⊥]〉
Subthreads do not inherit write-fronts upon spawning, and a par-
ent thread does not inherit the joined one, since the described syn-
chronization effects via relaxed writes and release sequences do not
propagate through spawn/join points according to the model [7].
4.7 Postponed operations and speculations
To support postponed operations (or, equivalently, speculative exe-
cutions)we instrument the state with two additional components:
ξ ::= 〈. . . , ϕ, γ〉
The main one, ϕ, is a function that maps a thread path pi to a
per-thread hierarchical buffer α of postponed operations β:
ϕ ::= pi ⇀ α
α ::= β∗
β ::= read〈x, ι, RM〉 | write〈x, ι,WM, e〉 | bind〈x, e〉 | if 〈x, e, α, α〉
Each operation β is uniquely identified by its symbolic value x.
Read entries contain a (possibly unresolved) location ι to read from
as well as a read modifier RM. Write entries additionally contain
an expression e to be stored to the location. Bind entries are used
to postpone calculation of an expression depending on a symbolic
value, making it possible to postpone the reads as follows:
r1 = [x]rlx ; r2 = r1 + 1; . . .
Both reads r1 and bind r2 might be postponed, so the second state-
ment will not “trigger” evaluation of the first one. If -entries have a
conditional expression e and two subbuffers α representing opera-
tions speculatively put to the buffer under then and else branches.
To represent speculation under (possibly nested) if statement we
define an if-specialized reduction context Eα as follows:
Eα ::= [ ] | x = Eα; s | if x then Eα else s fi |
if x then s else Eα fi
where the symbolic value x in the condition is the same as in the
corresponding buffer entry if 〈x, α1, α2〉. The list of symbolic values
from conditions of the context can be used to uniquely identify an
operation buffer inside an hierarchical per-thread buffer α.
The list γ encodes Acquire-Read Restrictions by containing
triples 〈`, τ, x〉, forbidding to acquire-read from (`, τ) until x is not
resolved.
During a thread execution, any read, write, or bind operation
(including those under not fully reduced if-branches) can be post-
poned by the semantics by adding a corresponding record into the
matching subbuffer of the thread buffer α. For the sake of brevity
we discuss only write rules here; other rules can be found in the
appendix and in our implementation.
The postpone-rules append operation records into the corre-
sponding buffer ϕ. An operation to be postponed can be nested
under a not fully reduced if statement.
4 If H (`, τrel ) = ⊥ then σsync = ⊥.
ξ = 〈. . . , ϕ, γ〉 . . .
x is fresh symbolic variable α = ϕ(pi)
ξ′ = 〈. . . , ϕ[pi 7→ append(α, Eα,write〈x, ι,WM, e〉)], γ〉
Write-Postpone
〈E[Eα[[ι]WM := e]], ξ〉 =⇒ 〈E[Eα[x]], ξ′〉
After postponing, a write-record has to be resolved eventually:
ξ = 〈H , . . . , ψwr, ϕ, γ〉 . . .
write〈x, `,WM, v〉 ∈ ϕ(pi) and not in conflict
ϕ′ = remove(ϕ, pi, x)
γ′ = updateDep(x,WM, ψwr, `, τ, γ, ϕ(pi))
H ′ = updateSync(x,WM, σ, γ,H )
ξ′ = 〈H ′[(`, τ)7→(v, σ)], . . . , ϕ′[v/x], γ′〉
Write-Resolve
〈s, ξ〉 =⇒ 〈s[v/x], ξ′〉
We point out several important side conditions of the rule. The
write must be in the top-level buffer ϕ(pi), and there must be no
operation before it in the buffer, which is in conflict with it, e.g.,
an acquire-read or a write to the same location (line 2). In line
4, updateDep updates γ as follows. First, it removes from γ all
entries that mention the symbolic value x, 〈`′, τ′, x〉, since the write
is resolved. Second, for specific postponed operations x′, it adds
〈`, τ, x′〉 entries to γ, blocking acquire-reads from the newly created
history entry (`, τ) until x′ are resolved. These are the operations
that can affect an acquire-read from (`, τ): (i) ones related by γ
to (`, ψwr(pi, `)) (i.e., a record of the last release-write), and (ii), if
the resolved write x is a release one, operations, that precede the
write in the thread buffer ϕ(pi) or are unresolved writes observed
by thread (i.e., elements of ω(pi)). In line 6, updateSync updates
synchronization fronts in history records (`′, τ′) related to x by γ.
Duplicated non-conflicting writes from nested buffers can be
(non-deterministically) promoted to an upper-level:
ξ = 〈H , ψrd, . . . , ϕ, γ〉 . . .
if 〈x′′, e, α1, α2〉 is inside ϕ(pi)
write〈x, `,WM, v〉 ∈ α1 write〈x′, `,WM, v〉 ∈ α2
x, x′ are not in conflict in α1, α2
ϕ′ = promote(x, x′, ϕ) γ′ = γ[x′/x]
Write-Promote
〈s, ξ〉 =⇒ 〈s[x′/x], ξ′〉
Line 3 of the rule’s premise requires two identical writes to be
present in the “sibling” buffers. In line 4, promote removes the
writes from α1 and α2, and puts write〈x, `,WM, v〉 in the parent
buffer before if 〈x′′, e, α′1, α′2〉.
The rule for initialization of speculative execution of branches of
an if-statement adds if 〈x, e, 〈〉, 〈〉〉 into α, similarly to postponing
a write, and replaces the condition with a symbolic value:
ξ = 〈. . . , ϕ, γ〉 . . .
e depends on an unresolved symbolic value
x — fresh symbolic variable α = ϕ(pi)
ξ′ = 〈. . . , ϕ[pi 7→ append(α, Eα, if 〈x, e, 〈〉, 〈〉〉)], γ〉
If-Speculation-Init〈E[Eα[if e then s1 else s2 fi]], ξ〉 =⇒
〈E[Eα[if x then s1 else s2 fi]], ξ′〉
Finally, upon resolving all symbolic values in the condition e of an
if-statement, the statement itself can be reduced:
ξ = 〈. . . , ϕ, γ〉 . . . if 〈x, z , α1, α2〉 ∈ ϕ(pi) z , 0
ϕ′ = ϕ[if 〈x, z , α1, α2〉/α1] ξ′ = 〈. . . , ϕ′, γ〉 If-Resolve-True
〈E[Eα[if x then s1 else s2 fi]], ξ〉 =⇒ 〈E[Eα[s1]], ξ′〉
5. Implementation and Evaluation
We implemented our semantics in PLT Redex,5 a framework on top
of the Racket programming language [17,25]. The implementation
of the core language definitions (Sections 4.1–4.2) is 2070 LOC,
5 The sources are available as supplementary material for the paper.
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with various C11 concurrency aspects (Sections 4.3–4.7) imple-
mented on top of them, in 1310 LOC. Implementation of litmus
tests (Section 5) and case studies (Section 6) took 3130 LOC.
Evaluation via Litmus Tests To ensure the adequacy of our seman-
tics with respect to the C++11 standard [2] and gain confidence in
its implementation, we evaluated it on a number of litmus test pro-
grams from the literature. For each test, we encoded the set of ex-
pected results and checked, via extensive state-space enumeration,
provided by PLT Redex, that these are the only outcomes produced.
Figure 21 provides a table, relating specific litmus tests from the
literature [7, 9, 26, 29, 45] to the relevant aspects of our semantics
from Section 4, required in order to support their desired behavior.
All tests mentioned before in the paper are presented in the table.
Since there is no common naming conventions for litmus tests
in a high-level language, making consistent appearance in related
papers, we supplied ours with meaningful names, grouping them
according to the behavioral pattern they exercise (e.g., message-
passing, store buffering, etc.). Exact definitions of the test program
and descriptions of their behaviors can be found in Appendix A.
All tests within the same group have a similar structure but differ
in memory access modifiers. The columns Hst–JN in Figure 21
show, which semantic aspects a test requires for its complete and
correct execution. The last column indicates, whether the test’s
behavior in our semantics matches fully its outcome according to
the C11 standard or not. Below, we discuss the tests that behave
differently in the C11 standard and in our semantics.
Discrepancies with the C11 standard The combining relaxed and
acquire-writes, LB_{acq+rlx,acq+rlx+join}, in order to adhere to
the “canonical” C11 behavior, require an ability to do an acquire-
read and a subsequent relaxed write out-of-order. Even though the
relaxed behavior of this kind is not supported by our semantics, it
is not observable under sound compilation schemes of acquire-read
to the major architectures [1]: (i) load buffering is not observable
on x86 in general [42], (ii) all barriers (sync, lwsync, ctrl+isync)
forbid reorderings of read and write on Power [4], (iii) as well as
barriers (dmb sy, dmb ld, ctrl+isb) on ARM [19].
Our semantics rules out OTA behaviors (tests OTA_{lb, if}),
which are considered to be an issue of the standard [5, 8, 38].
6. Case Study: Read-Copy-Update
We showcase our implementation by testing and debugging a Read-
Copy-Update structure (RCU) [31, 34] and its client programs.
6.1 RCU: background and implementation
Read-Copy-Update is a standard way to implement non-blocking
sharing of a linked data structure (e.g., list or a tree) between
single writer and multiple readers, running concurrently. For our
purposes, we focus on RCU for a singly linked list, implemented
via Quiescent State Based Reclamation (QSBR) technique [14].
The central idea of RCU is the way the writer treats nodes of
the linked structure. Specifically, instead of in-place modification
of a list node, the writer creates a copy of it, modifies the copy,
updates the link to the node, making the older version inaccessible,
and then waits until all readers stop using the older version, so it
could be reclaimed. The crux of the algorithm’s correctness is a
fine-grained synchronization between the writer and the readers:
the writer updates the link via release-write, and the readers must
traverse the list using an acquire-read for dereferencing its nodes,
ensuring that readers will not observe partially modified nodes.
A QSBR RCU implementation and its client program are shown
in Figure 22. The first line in the top of the figure initializes thread
counters, which are used by the reader threads to signal if they use
the list or not (i.e., they are in a quiescent state), and a pointer to the
list (lhead), which is going to be shared between the threads. Next,
three threads are spawned: a writer and two readers. The writer
Test name VF WF SCF NAF PO ARR CR JN C11
Store Buffering (SB), §A.1
rel+acq X X
sc X X X
sc+rel X X X
sc+acq X X X
Load Buffering (LB), §A.2
rlx X X X
rel+rlx X X X
acq+rlx X X 7
rel+acq+rlx X X X X
rlx+use X X X
rlx+let X X X
rlx+join X X X X
rel+rlx+join X X X X
acq+rlx+join X X X 7
Message passing (MP), §A.3
rlx+na X X X
rel+rlx+na X X X
rlx+acq+na X X X
rel+acq+na X X X X
rel+acq+na+rlx(_2) X X X X X
con+na(_2) X X X X
cas+rel+acq+na X X X X
cas+rel+rlx+na X X X
Coherence of Read-Read (CoRR), §A.4
rlx X X
rel+acq X X
Independent Reads of Independent Writes (IRIW), §A.5
rlx X X
rel+acq X X
sc X X X
Write-to-Read Causality (WRC), §A.6
rlx X X
rel+acq X X
cas+rel X X X
cas+rlx X X
Out-of-Thin-Air (OTA), §A.7
lb X X 7
if X X 7
Write Reorder (WR), §A.8
rlx X X X
rlx+rel X X X X
rel X X X X
Speculative Execution (SE), §A.9
simple X X X
prop X X X
nested X X X
Locks, §A.10
Dekker X X X
Cohen [45] X X X
Figure 21. Litmus tests (Appendix A) and corresponding se-
mantic aspects of our framework: viewfronts (VF, §2.1),
write-fronts (WF, §4.6), SC-fronts (SCF, §3.1), non-atomic
fronts (NAF, §3.2), postponed operations (PO, §4.7), acquire read
restrictions (γ) (ARR, §4.7), consume-reads (CR), joining threads
with non-empty operation buffers (JN, §3.4). The column C11 in-
dicates whether the behavior is coherent with the C11 standard.
thread on the left appends 1, 10, and 100 to the list.6 A call to append
creates a new node and adds a link from the current last node to the
new one via relaxed write to ltail. The updating write to the last
node [rt] is a release one, guaranteeing that a reader thread, which
might be observing the added node pointer via an acquire-read
in concurrent traverse call, will become aware of the value and
6 In the absence of implemented allocation, the example uses the fixed
locations a, b, and c for storing nodes of the list.
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Program: [cw]na := 0; [cr1]na := 0; [cr2]na := 0; [lhead]na := null ;
[a]rlx := (1 , null ) ;
[ltail]na := a ;
[lhead]rel := a ;
append(b , 10 , ltail ) ;
append(c , 100, ltail ) ;
updateSecondNode(d , 1000)
[sum11]na := 0;
rcuOnline (cw , cr1 ) ;
traverse (lhead , cur1 , sum11)
rcuOffline(cw , cr1 ) ;
[sum12]na := 0;
rcuOnline (cw , cr1 ) ;
traverse (lhead , cur1 , sum12)
rcuOffline(cw , cr1 ) ;
r11 = [sum11]na ;
r12 = [sum12]na
[sum21]na := 0;
rcuOnline (cw , cr2 ) ;
traverse (lhead , cur2 , sum21)
rcuOffline(cw , cr2 ) ;
[sum22]na := 0;
rcuOnline (cw , cr2 ) ;
traverse (lhead , cur2 , sum22 ) ;
rcuOffline(cw , cr2 ) ;
r21 = [sum21]na ;
r22 = [sum22]na
Functions:
append(loc , value , ltail) ,
[loc]rlx := (value , null ) ;
rt = [ltail]na ;
rtc = [rt]rlx ;
[rt]rel := (fst rtc , loc ) ;
[ltail]na := loc
updateSecondNode(loc , value) ,
r1 = [lhead]rlx ;
r1c = [r1]rlx ;
r2 = snd r1c ;
r2c = [r2]rlx ;
r3 = snd r2c ;
[loc]rel := (value , r3 ) ;
[r1]rel := (fst r1c , loc ) ;
sync(cw , cr1 , cr2 ) ;
delete r2
traverse(lhead , curNodeLoc , resLoc) ,
rh = [lhead]acq ;
[curNodeLoc]na := rh ;
repeat
rCurNode = [curNodeLoc]na ;
if (rCurNode != null)
then rNode = [rCurNode]acq ;
rRes = [resLoc]na ;
rVal = fst rNode ;
[resLoc]na := rVal + rRes ;
[curNodeLoc]na := snd rNode ;
0
else 1
fi
end
sync(cw , cr1 , cr2) ,
rcw = [cw]rlx ;
rcwn = rcw + 2;
[cw]rel := rcwn ;
syncWithReader(rcwn, cr1);
syncWithReader(rcwn, cr2)
syncWithReader(rcwn , cr) ,
repeat [cr]acq >= rcwn end
rcuOnline(cw , cr) ,
[cr]rlx := [cw]acq + 1
rcuOffline(cw , cr) ,
[cr]rel := [cw]rlx
Figure 22. The QSBR RCU implementation. Fragments in gray boxes are later removed for testing purposes (Section 6.3).
link data, stored to the node. This release/acquire synchronization
eliminates a potential data race.
At the end, the writer thread changes the second value in the list,
10, to 1000. In the corresponding updateSecondNode routine, first
five commands get pointers to first, second, and third list nodes.
The next two commands create a new node with value stored in
it, and update the corresponding link in the previous node (i.e., the
first one). By executing sync(cw , cr1 , cr2), the writer checks that
the reader threads no longer use an older version of the list (with
10), so, once the check succeeds, the old node can be reclaimed.
The reader threads calculate two times the sum of the list’s
elements by traversing the list. Before and after each traversal they
call rcuOnline and rcuOffline routines respectively to signal to
the writer about their state.
6.2 Additional infrastructure for testing RCU
Having an executable operational semantics gives us a possibility
to run a dynamic analysis of the RCU and its client, exercising all
possible executions. Realistically, running such an analysis would
take forever, because of the size of the program state-space. The
state-space explosion is because of the following three reasons:
1. Non-determinism due to concurrent thread scheduling;
2. Resolution of postponed operations;
3. Loading any value, which is newer than the one in the thread’s
viewfront representation of the reading location.
Indeed, our semantics accounts for all combinations of the factors
above, exploring all possible execution traces.
Randomized semantics In order to make dynamic analysis practi-
cally feasible, we implemented a semantics, which non-determinis-
tically chooses a random path in the program state space of the
original semantics. It does so by applying semantic rules to the cur-
rent state getting a set of new states, checks if there is a stuck state,
and randomly chooses the next state from the set. The presence of
the randomized semantics makes possible to implement property-
based of testing of executions [22].
Deallocation As an additional aspect, we added delete operator
to the language for reclaiming retired nodes in RCU, and extended
the state by a global list of reclaimed locations. That is, if a location
is added to the “retired” list, any read or write on it will lead to the
stuck state, indicating accessing a deallocated pointer.
6.3 Testing and debugging the RCU implementation
We can now run some random tests on our RCU implementation
and see whether it meets the basic safety requirements. In partic-
ular, we can check that no matter what path is being exercised by
the randomized semantics, the execution of the program does not
get stuck. In our experience, this correctness condition held for the
implementation in Figure 22 for all test runs.
Next, we intentionally introduced a synchronization bug into
our implementation. In particular, we removed from the implemen-
tation syncWithReader loops (see grayed code fragments), which
were used to synchronize the writer with the readers. Additionally,
we considered the following correctness criteria: (i) the values of
r11, r12, r21, and r22 must be in {0, 1, 11, 111, 1101}: this guaran-
tees that the list is read correctly, and, (ii) it should be the case that
by the end r11 ≤ r12 ∧ r21 ≤ r22, i.e., second list traversals see
the list at least as up to date as the first ones.
We ran the test twenty times on Core i7 2.5GHz Linux machine
with 8 GB RAM. Despite the large number of states to visit, all
runs terminated in less than 27 seconds, and did not violate the
desired criteria of correctness with respect to r∗ invariants.7 In the
7 The table with run results is in the appendix, Figure 27.
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absence of intentionally removed active wait loops, non-guarded
deallocation has lead to stuck state in four out of twenty runs.
Can one implement the RCU with weaker order modifiers?
To check this hypothesis, we changed release write [rt]rel :=
(fst rtc , loc) in append to a relaxed one, which resulted in 8 out
of 10 test runs getting stuck, even without deallocation after update
in the writer. We then changed only [lhead]rel := a in the writer to
a relaxed version, which led to 10 out of 10 test runs ending up in
the stuck state, as these changes break synchronization between the
writer and the reader threads. The same results are observed when
changing acquire-reads to relaxed ones in traverse. Without the
enforced RA-synchronization, the reader threads do not get their
viewfronts updated with writes to locations a–d, so attempts to read
from them result in stuck state, according to Read-Uninit rule.
As our semantics is implemented in PLT Redex, these synchro-
nization bugs are easy reproduce: if a program gets stuck or delivers
unexpected results, one can retrieve the corresponding execution
trace via standard Redex machinery.
RCU via consume-reads The original implementation of the RCU
used consume-reads instead of acquire-reads. Our version of RCU
employs release/acquire synchronization for the following reason.
Currently, our semantics does not support mutable local variables,
as we did not need them for running litmus tests. In their absence,
the only possible way to transfer a pointer’s value to the next
iteration of a loop is to store it in some location, as it is currently
done in the repeat-loop of traverse. The downside of using
a proper memory location instead of a local variable is that this
breaks data-dependency chain, which is required by consume-reads
for synchronization. There are no fundamental problems preventing
us from adding mutable variables to make proper use of consume-
reads, and we plan to do it in the future.
7. Related Work
Existing semantics for C11 and their variations The axiomatic
C11 semantics by Batty et al. [7] has been adapted for establishing
soundness of several program logics for relaxed memory [15,27,45,
49]. While some of these adaptations bear a lot of similarity with
operational approach [45], all of them are still based on the notion
of partial orders between reads and writes. The recent operational
semantics for C11 took steps to incrementalize Batty et al.’s model,
constructing the partial orders in a step-wise manner, checking the
consistency axioms at every execution step [36]. This model does
not follow the program execution order and allows OTA behaviors.
The semantics for Strong Release-Acquire (SRA) model by La-
hav et al. [26] does not use graphs and consistency axioms, relying
instead on message buffers, reminiscent to our viewfronts in the
way they are used for thread synchronization in our approach. How-
ever, Lahav et al.’s semantics only targets a (strengthened) subset of
C11, restricted to release/acquire-synchronization, thus, sidestep-
ping the intricacies of encoding the meaning of relaxed atomics.
Operational semantics for relaxed memory models A low-level
operational model for the total store order (TSO) memory model,
which is stronger than C11, has been defined by Owens et al., tar-
geting x86-TSO processors [37]. A more complex model is tack-
led by Sarkar et al., who provided an operational semantics for
the POWER architecture [40]. Finally, the most recent work by
Flur et al. provides an operational model for the ARMv8 archi-
tecture [19]. While in this work we are concerned with semantics
of a high-level language (i.e., C/C++), investigating compilation
schemes to those low-level models with respect to our semantics is
our immediate future work.
Related proposals with respect to operational semantics for re-
laxed memory, inspired by the TSO model, are based on the idea
of write-buffers [10, 11, 16, 23], reminiscent to the buffers we use
to define postponed operations in our approach. The idea of write
buffers and buffer pools fits operational intuition naturally and was
used to prove soundness of a program logic [43], but it is not trivial
to adapt for C11-style synchronization, especially for reconciling
RA-synchronization and relaxed atomics, as we demonstrated in
Sections 3 and 4. An alternative approach to define relaxed behav-
ior is to allow the programmer to manipulate with synchronization
orders explicitly via program-level annotations [13]. This approach
provides a highly generic way of modelling custom synchroniza-
tion patterns at atomic accesses, although, it does not correspond
to any specific standard and is not executable. Due to the inten-
tional possibility to use it for modelling very “relaxed” behaviors
via arbitrary speculations, the approach allows OTA behaviors. In
contrast, our semantics, tailored to allow for modelling all essential
concurrent features of C11, prevents OTA by careful treatment of
operation buffers, and is executable.
Semantics for relaxed atomics via event structures The OTA
executions are considered a serious issue with the C++11 stan-
dard [5, 8, 32], in particular, because there is no well-stated and
uniform definition of this phenomenon, which is only characterized
in the folklore as “values appearing out of nowhere”.
At the moment, several proposals provide treatment for relaxed
atomics, avoiding the OTA behavior by presenting models for re-
laxed memory accesses, which are defined in terms of event struc-
tures [24,38]. These models allow aggressive optimizations includ-
ing value-range speculations, without introducing classic out-of-
thin-air behaviors. Our semantics does not support all of these com-
piler transformations yet, (e.g., speculative calculation of an arith-
metic expression with symbolic values), but they can be added as
additional rules without changing the underlying program state.
In contrast with our semantics, the model of Pichon-Pharabod
and Sewell [38] is not realistically executable, as it requires for
every read operation in a program execution to consider N events,
where N is a size of the value domain. That is, for instance, for
reading a 32-bit integer it is 232. Furthermore, at the moment the
model [38] does not account for release/acquire-synchronization.
The model by Jeffrey and Riely [24] does not allow for reorder-
ings of independent reads, which makes it too strong to be effi-
ciently implemented on such architectures Power and ARM. The
authors suggest a fix for it, which, however, invalidates some other
guarantees their initial proposal provides.
Reasoning about Read-Copy-Update RCU structures have been
used recently to showcase program logics [27,44], semantic frame-
works [26], and program repair/synthesis methods [35] in the con-
text of C11 concurrency. To the best of our knowledge, no other
existing approach provides a way of efficiently debugging them by
means of re-tracing executions, exhibiting synchronization issues,
as we demonstrated in Section 6.3.
8. Conclusion and Future Work
In this work, we presented a family of operational semantics for
modelling C/C++ concurrency features. The encoding of C11-
style semantics in our framework is based on the two main ideas:
viewfronts and operation buffers, with their various combina-
tions and elaborations allowing to express specific synchronization
mechanisms and language aspects from the C11 standard. Our C11
semantics is executable, which we demonstrated by implementing
it in PLT Redex and showcasing with a number of examples.
As our future work, we plan to extend the defined formalism
for C11 fences [15] and establish formal results relating executions
in our semantics to executions in low-level languages via standard
compilation schemes [19, 40, 42], thus, proving that our semantics
is weak enough to accommodate them. Next, we are going to
employ it as a basis for developing a higher-order program logic
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for establishing Hoare specifications and program refinement in
the C11 model [47], proving the logic’s soundness with respect to
our semantics, lifted to sets of traces [12] or logical relations [46].
Finally, we plan to use our operational framework for exploring
the ideas of efficiently synthesizing synchronization primitives via
bounded model checking [35] and partial order reduction [20].
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A. The Catalogue of Litmus Tests
A.1 Store Buffering (SB)
SB_rel+acq
Fully Supported: X
Requires: History +
Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]rel := 0; [y]rel := 0;
[x]rel := 1;
r1 = [y]acq
[y]rel := 1;
r2 = [x]acq
SB_sc
Fully Supported: X
Requires: SC + History +
Viewfronts
Forbidden outcomes:
r1 = 0 ∧ r2 = 0 [x]sc := 0; [y]sc := 0;
[x]sc := 1;
r1 = [y]sc
[y]sc := 1;
r2 = [x]sc
SB_sc+rel
Fully Supported: X
Requires: SC + History +
Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]sc := 0; [y]sc := 0;
[x]rel := 1;
r1 = [y]sc
[y]sc := 1;
r2 = [x]sc
SB_sc+acq
Fully Supported: X
Requires: SC + History +
Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]sc := 0; [y]sc := 0;
[x]sc := 1;
r1 = [y]acq
[y]sc := 1;
r2 = [x]sc
A.2 Load Buffering (LB)
LB_rlx
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[x]rlx := 1
r2 = [x]rlx ;
[y]rlx := 1
LB_rel+rlx
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[x]rel := 1
r2 = [x]rlx ;
[y]rel := 1
LB_rel+rlx
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[x]rel := 1
r2 = [x]rlx ;
[y]rel := 1
LB_acq+rlx
Fully Supported: 7
Requires: Postponed Reads
+ History + Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0
r1 = 0 ∧ r2 = 1
r1 = 1 ∧ r2 = 0
r1 = 1 ∧ r2 = 1
[x]rlx := 0; [y]rlx := 0;
r1 = [y]acq ;
[x]rlx := 1
r2 = [x]acq ;
[y]rlx := 1
Our semantics doesn’t allow the r1 = 1 ∧ r2 = 1 outcome for the program. It doesn’t allow reordering of an acquire read with a
subsequent write. The known sound compilation schemes of acquire read to major platforms (x86, ARM, Power) don’t allow the behavior
either.
LB_rel+acq+rlx
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts
Forbidden outcomes:
r1 = 1 ∧ r2 = 1 [x]rlx := 0; [y]rlx := 0;
r1 = [y]acq ;
[x]rlx := 1
r2 = [x]rlx ;
[y]rel := 1
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LB_rlx+use
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts
Allowed outcome:
r1 = 1 ∧ r2 = 1 [x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[z1]rlx := r1 ;
[x]rlx := 1
r2 = [x]rlx ;
[z2]rlx := r2 ;
[y]rlx := 1
LB_rlx+let
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts
Allowed outcome:
r1 = 1 ∧ r’1 = 2 ∧ r2 = 1 ∧ r’2 = 2 [x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
r’1 = r1 + 1;
[x]rlx := 1
r2 = [x]rlx ;
r’2 = r2 + 1;
[y]rlx := 1
LB_rlx+join
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts +
JN
Allowed outcomes:
r1 = 1 ∧ r2 = 1 [x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[z1]rlx := r1
0 r2 = [x]rlx ;[z2]rlx := r2
0
[x]rlx := 1 [y]rlx := 1
LB_rel+rlx+join
Fully Supported: X
Requires: Postponed Reads
+ History + Viewfronts +
JN
Allowed outcomes:
r1 = 1 ∧ r2 = 1 [x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[z1]rlx := r1
0 r2 = [x]rlx ;[z2]rlx := r2
0
[x]rel := 1 [y]rel := 1
LB_acq+rlx+join
Fully Supported: 7
Requires: Postponed Reads
+ History + Viewfronts +
JN
Allowed outcomes:
r1 = 1 ∧ r2 = 1 [x]rlx := 0; [y]rlx := 0;
r1 = [y]acq ;
[z1]rlx := r1
0 r2 = [x]acq ;[z2]rlx := r2
0
[x]rlx := 1 [y]rlx := 1
A.3 Message Passing (MP)
MP_rlx+na
Fully Supported: X
Requires: NA + History +
Viewfronts
Possible outcomes:
r1 = 0
r1 = 5
stuck
[f]rlx := 0; [d]na := 0;
[d]na := 5;
[f]rlx := 1
repeat [f]rlx end ;
r1 = [d]na
MP_rel+rlx+na
Fully Supported: X
Requires: NA + History +
Viewfronts
Possible outcomes:
r1 = 0
r1 = 5
stuck
[f]rlx := 0; [d]na := 0;
[d]na := 5;
[f]rel := 1
repeat [f]rlx end ;
r1 = [d]na
MP_rlx+acq+na
Fully Supported: X
Requires: NA + History +
Viewfronts
Possible outcomes:
r1 = 0
r1 = 5
stuck
[f]rlx := 0; [d]na := 0;
[d]na := 5;
[f]rlx := 1
repeat [f]acq end ;
r1 = [d]na
MP_rel+acq+na
Fully Supported: X
Requires: NA + History +
Viewfronts
Possible outcomes:
r1 = 5 [f]rel := 0; [d]na := 0;
[d]na := 5;
[f]rel := 1
repeat [f]acq end ;
r1 = [d]na
MP_rel+acq+na+rlx
Fully Supported: X
Requires: Write-fronts +
NA + History + Viewfronts
Possible outcomes:
r1 = 5 [f]rel := 0; [d]na := 0;
[d]na := 5;
[f]rel := 1;
[f]rlx := 2
repeat [f]acq == 2 end ;
r1 = [d]na
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MP_rel+acq+na+rlx_2
Fully Supported: X
Requires: Write-fronts +
NA + History + Viewfronts
Possible outcomes:
r1 = 5 /\ r2 = <0, 1> [f]na := 0; [d]na := 0; [x]na := 0;
[d]na := 5;
[f]rel := 1;
[x]rel := 1;
[f]rlx := 2
repeat [f]acq == 2 end ;
r1 := [d]na ;
r2 := [x]rlx
MP_con+na
Fully Supported: X
Requires: Consume + NA
+ History + Viewfronts
Possible outcomes:
r1 = 0
r1 = 5
[f]con := null ; [d]na := 0;
[d]na := 5;
[f]rel := d
r0 := [f]con ;
if r0 != null
then r1 = [r0]na
else r1 = 0
fi
MP_con+na_2
Fully Supported: X
Requires: Consume + NA
+ History + Viewfronts
Possible outcomes:
r2 = 0 /\ r3 = <0, 1>
r2 = 5 /\ r3 = <0, 1>
[p]na := null ; [d]na := 0; [x]na := 0;
[x]rlx := 1;
[d]na := 1;
[p]rel := d
r1 = [p]con ;
if r1 != null
then r2 = [r1]na ;
r3 = [x]rlx
else r2 = 0; r3 = 0
fi
MP_cas+rel+acq+na
from [49]
Fully Supported: X
Requires: NA + History +
Viewfronts
Impossible outcomes:
stuck [f]rlx := 1; [d]na := 0;
[d]na := 5;
[f]rel := 0
r1 = casacq ,rlx (f , 0 , 1);
if r1 == 0
then [d]rlx := 6
else 0
fi
r2 = casacq ,rlx (f , 0 , 1);
if r2 == 0
then [d]rlx := 7
else 0
fi
MP_cas+rel+rlx+na
Fully Supported: X
Requires: NA + History +
Viewfronts
Possible outcomes:
stuck [f]rlx := 1; [d]na := 0;
[d]na := 5
[f]rel := 0;
r1 = casrlx ,rlx (f , 0 , 1) ;
if r1 == 0
then [d]rlx := 6
else 0
fi
r2 = casrlx ,rlx (f , 0 , 1) ;
if r2 == 0
then [d]rlx := 7
else 0
fi
A.4 Coherence of Read-Read (CoRR)
CoRR_rlx
Fully Supported: X
Requires: History +
Viewfronts
Impossible outcomes:
r1 = 1 ∧ r2 = 2 ∧ r3 = 2 ∧ r4 = 1
r1 = 2 ∧ r2 = 1 ∧ r3 = 1 ∧ r4 = 2
[x]rlx := 0;
[x]rlx := 1 [x]rlx := 2
r1 = [x]rlx ;
r2 = [x]rlx
r3 = [x]rlx ;
r4 = [x]rlx
CoRR_rel+acq
Fully Supported: X
Requires: History +
Viewfronts
Impossible outcomes:
r1 = 1 ∧ r2 = 2 ∧ r3 = 2 ∧ r4 = 1
r1 = 2 ∧ r2 = 1 ∧ r3 = 1 ∧ r4 = 2
[x]rel := 0;
[x]rel := 1 [x]rel := 2
r1 = [x]acq ;
r2 = [x]acq
r3 = [x]acq ;
r4 = [x]acq
A.5 Independent Reads of Independent Writes (IRIW)
IRIW_rlx
Fully Supported: X
Requires: History +
Viewfronts
Possible outcomes:
r1 = <0, 1>; r2 = <0, 1>;
r3 = <0, 1>; r4 = <0, 1>
[x]rlx := 0; [y]rlx := 0;
[x]rlx := 1 [y]rlx := 1
r1 = [x]rlx ;
r2 = [y]rlx
r3 = [y]rlx ;
r4 = [x]rlx
Comment: It is possible to get r1 = 1; r2 = 0; r3 = 1; r4 = 0
IRIW_rel+acq
Fully Supported: X
Requires: History +
Viewfronts
Possible outcomes:
r1 = <0, 1>; r2 = <0, 1>;
r3 = <0, 1>; r4 = <0, 1>
[x]rel := 0; [y]rel := 0;
[x]rel := 1 [y]rel := 1
r1 = [x]acq ;
r2 = [y]acq
r3 = [y]acq ;
r4 = [x]acq
Comment: It is possible to get r1 = 1; r2 = 0; r3 = 1; r4 = 0
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IRIW_sc
Fully Supported: X
Requires: SC + History +
Viewfronts
Forbidden outcomes:
r1 = 1 ∧ r2 = 0 ∧ r3 = 1 ∧ r4 = 0 [x]sc := 0; [y]sc := 0;
[x]sc := 1 [y]sc := 1
r1 = [x]sc ;
r2 = [y]sc
r3 = [y]sc ;
r4 = [x]sc
A.6 Write-to-Read Causality (WRC)
WRC_rel+acq
Fully Supported: X
Requires: History +
Viewfronts
Forbidden outcomes:
r2 = 1 ∧ r3 = 0 [x]rel := 0; [y]rel := 0;
[x]rel := 1
r1 = [x]acq ;
[y]rel := r1
r2 = [y]acq ;
r3 = [x]acq
WRC_rlx
Fully Supported: X
Requires: History +
Viewfronts
Possible outcomes:
r2 = 0 ∧ r3 = 0
r2 = 0 ∧ r3 = 1
r2 = 1 ∧ r3 = 0
r2 = 1 ∧ r3 = 1
[x]rlx := 0; [y]rlx := 0;
[x]rlx := 1
r1 = [x]rlx ;
[y]rlx := r1
r2 = [y]rlx ;
r3 = [x]rlx
r2 = 1; r3 = 0
WRC_cas+rel
Fully Supported: X
Requires: History +
Viewfronts
Impossible outcomes:
r2 = 2 ∧ r3 = 0 [x]rel := 0; [y]rel := 0;
[x]rel := 1;
[y]rel := 1
casrel ,acq (y , 1 , 2)
r1 = [y]rel ;
r2 = [x]rel
WRC_cas+rlx
Fully Supported: X
Requires: History +
Viewfronts
Impossible outcomes:
r2 = 2 ∧ r3 = 0 [x]rlx := 0; [y]rlx := 0;
[x]rlx := 1;
[y]rel := 1
casrlx ,rlx (y , 1 , 2)
r1 = [y]rlx ;
r2 = [x]rlx
A.7 Out-of-Thin-Air reads
In our semantics it is not possible to get out-of-thin-air results, unlike the C11 standard. But such reads are considered to be an undesirable
behavior by most of the standard’s clients [5].
OTA_lb
Fully Supported: 7
Requires: Postponed reads
+ History + Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0 [x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
[x]rlx := r1
r2 = [x]rlx ;
[y]rlx := r2
Comment: According to the C11 standard [2, 3], r1 and r2 can get arbitrary values.
OTA_if
Fully Supported: 7
Requires: Postponed reads
+ History + Viewfronts
Possible outcomes:
r1 = 0 ∧ r2 = 0 [x]rlx := 0; [y]rlx := 0;
r1 = [y]rlx ;
if r1
then [x]rlx := 1
else r1 = 0
fi
r2 = [x]rlx ;
if r2
then [y]rlx := 1
else r2 = 0
fi
Comment: According to the C11 standard [2, 3], r1 and r2 can be 1s at the end of execution.
A.8 Write Reorder (WR), or 2+2W from [26]
WR_rlx
Fully Supported: X
Requires: History +
Viewfronts + Operational
Buffers
Possible outcomes:
r1 = 1 ∧ r2 = 2
r1 = 2 ∧ r2 = 1
r1 = 2 ∧ r2 = 2
[x]rlx := 0; [y]rlx := 0;
[x]rlx := 1;
[y]rlx := 2
[y]rlx := 1;
[x]rlx := 2
r1 = [x]rlx ; r2 = [y]rlx
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WR_rlx+rel
Fully Supported: X
Requires: History +
Viewfronts + Operational
Buffers
Possible outcomes:
r1 = 1 ∧ r2 = 2
r1 = 2 ∧ r2 = 1
r1 = 2 ∧ r2 = 2
[x]rlx := 0; [y]rlx := 0;
[x]rlx := 1;
[y]rel := 2
[y]rlx := 1;
[x]rel := 2
r1 = [x]rlx ; r2 = [y]rlx
WR_rel
Fully Supported: X
Requires: History +
Viewfronts + Operational
Buffers
Possible outcomes:
r1 = 1 ∧ r2 = 2
r1 = 2 ∧ r2 = 1
r1 = 2 ∧ r2 = 2
[x]rel := 0; [y]rel := 0;
[x]rel := 1;
[y]rel := 2
[y]rel := 1;
[x]rel := 2
r1 = [x]acq ; r2 = [y]acq
A.9 Speculative Execution
SE_simple
Fully Supported: X
Requires:
Possible outcomes:
r0 = 0
r0 = 1
[x]rlx := 0; [y]rlx := 0; [z]rlx := 0;
r1 = [x]rlx ;
if r1
then [z]rlx := 1;
[y]rlx := 1
else [y]rlx := 1
fi
r2 = [y]rlx ;
if r2
then [x]rlx := 1
else 0
fi
r0 = [z]rlx
SE_prop
Fully Supported: X
Requires:
Possible outcomes:
r0 = 0
r0 = 1
[x]rlx := 0; [y]rlx := 0; [z]rlx := 0;
r1 = [x]rlx ;
if r1
then [z]rlx := 1;
r1 = [z]rlx ;
[y]rlx := r1
else [y]rlx := 1
fi
r2 = [y]rlx ;
if r2
then [x]rlx := 1
else 0
fi
r0 = [z]rlx
SE_nested
Fully Supported: X
Requires:
Possible outcomes:
r0 = 0
r0 = 1
[x]rlx := 0; [y]rlx := 0; [z]rlx := 0; [f]rlx := 0;
r1 = [x]rlx ;
if r1
then r2 = [f]rlx ;
if r2
then [z]rlx := 1;
[y]rlx := 1
else [y]rlx := 1
fi
else [y]rlx := 1
fi
r3 = [y]rlx ;
if r3
then [f]rlx := 1;
[x]rlx := 1
else 0
fi
r0 = [z]rlx
A.10 Locks
Dekker’s lock
Possible outcomes:
stuck
Requires: RA + na
Fully Supported: X
[x]rel := 0; [y]rel := 0; [d]na := 0;
[x]rel := 1;
r1 = [y]acq
if r1 == 0
then [d]na := 5
else 0
fi
[y]rel := 1;
r2 = [x]acq
if r2 == 0
then [d]na := 6
else 0
fi
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Cohen’s lock
Impossible outcomes (according to [45]):
stuck
Requires: RA + na
Fully Supported: X
[x]rel := 0; [y]rel := 0; [d]na := 0;
[x]rel := choice 1 2;
repeat [y]acq end ;
r1 = [x]acq
r2 = [y]acq
if r1 == r2
then [d]na := 5
else 0
fi
[y]rel := choice 1 2;
repeat [x]acq end ;
r3 = [x]acq
r4 = [y]acq
if r3 != r4
then [d]na := 6
else 0
fi
B. Additional Semantic Rules
E ::= [ ] | x = E; s
| par E s | par s E
EU ::= [ ] | (EU) | EU op e | e op EU
| (µ, EU) | (EU, µ)
| fst EU | snd EU
| choice EU e | choice e EU
| x = EU; s
| if EU then s1 else s2 fi
| [ι]WM := EU
| casSM,FM(ι, EU, µ) | casSM,FM(ι, µ, EU)
Figure 23. Syntax of evaluation contexts.
Subst
〈E[x = v; s], ξ〉 =⇒ 〈E[s[x/v]], ξ〉
n , 0
If-True
〈E[if n then s1 else s2 fi], ξ〉 =⇒ 〈E[s1]], ξ〉
If-False
〈E[if 0 then s1 else s2 fi], ξ〉 =⇒ 〈E[s2]], ξ〉
x – fresh invariable
Repeat-Unroll
〈E[repeat s end], ξ〉 =⇒ 〈E[x = s; if x then x else repeat s end fi], ξ〉
ξ′ = spawn(E, ξ)
Spawn
〈E[spw s1 s2], ξ〉 =⇒ 〈E[par s1 s2], ξ′〉
ξ′ = join(E, ξ)
Join
〈E[par v1 v2], ξ〉 =⇒ 〈E[(v1, v2)], ξ′〉
Choice-Fst
〈E[EU[choice e1 e2]], ξ〉 =⇒ 〈E[EU[e1]], ξ〉
Choice-Snd
〈E[EU[choice e1 e2]], ξ〉 =⇒ 〈E[EU[e2]], ξ〉
Figure 24. The core rules of the semantics.
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ξ = 〈H , ψrd, . . . , σna〉 . . .
σrd(`) ≡ LastTS(H , `) σ = σrd[` 7→ τ]
ξ′ = 〈H [(`, τ) 7→ (v, ())], ψrd[pi 7→ σ], . . . , σna[` 7→ τ]〉
WriteNA
〈E[[`]na := v], ξ〉 =⇒ 〈E[v], ξ′〉
ξ = 〈H , ψrd, . . . , σna〉 . . .
τ = LastTS(H , `) τ ≡ σrd(`) H (`, τ) = (v, σ)
ReadNA
〈E[[`]na], ξ〉 =⇒ 〈E[v], ξ〉
ξ = 〈H , ψrd, . . . , σna〉 . . .
σrd(`) , LastTS(H , `) WriteNA-stuck1
〈E[[`]na := v], ξ〉 =⇒ 〈stuck, ξ〉
ξ = 〈H , ψrd, . . . , σna〉 . . .
σrd(`) , LastTS(H , `) ReadNA-stuck1
〈E[[`]na], ξ〉 =⇒ 〈stuck, ξ〉
ξ = 〈H , ψrd, . . . , σna〉 . . . σrd(`) < σna(`)
WriteNA-stuck2
〈E[[`]RM := v], ξ〉 =⇒ 〈stuck, ξ〉
ξ = 〈H , ψrd, . . . , σna〉 . . . σrd(`) < σna(`)
ReadNA-stuck2
〈E[[`]RM], ξ〉 =⇒ 〈stuck, ξ〉
Figure 25. Reduction rules for non-atomics.
ξ = 〈. . . , ϕ, γ〉 . . .
x — fresh symbolic variable α = ϕ(pi)
ξ′ = 〈. . . , ϕ[pi 7→ append(α, Eα, read〈x, ι, RM〉)], γ〉
Read-Postpone
〈E[Eα[[ι]RM]], ξ〉 =⇒ 〈E[Eα[x]], ξ′〉
ξ = 〈. . . , ϕ, γ〉 . . .
x is fresh symbolic variable α = ϕ(pi)
ξ′ = 〈. . . , ϕ[pi 7→ append(α, Eα,write〈x, ι,WM, e〉)], γ〉
Write-Postpone
〈E[Eα[[ι]WM := e]], ξ〉 =⇒ 〈E[Eα[x]], ξ′〉
ξ = 〈. . . , ϕ, γ〉 . . . e can’t be substituted immediately
x — fresh symbolic variable α = ϕ(pi)
ξ′ = 〈. . . , ϕ[pi 7→ append(α, Eα, let〈x, e〉)], γ〉
Let-Postpone
〈E[Eα[x′ = e; s]], ξ〉 =⇒ 〈E[Eα[x′/x]], ξ′〉
ξ = 〈H , ψrd, . . . , ϕ, γ〉 . . . read〈x, `, RM〉 is inside ϕ(pi)
and there is no conflicting operation before
ϕ′ = remove(ϕ, pi, read〈x, `, RM〉)
γ′ = γ \ {x} ξ′ = 〈. . . , ϕ′[v/x], γ′〉
Read-Resolve
〈s, ξ〉 =⇒ 〈s[v/x], ξ′〉
Figure 26. Rules for work with postponing of operations.
C. RCU testing
21 2018/11/9
# r11 r12 r21 r22 Stuck Runtime (sec)
1 0 111 111 1101 X 25.2
2 0 1 111 1101 21.4
3 0 0 0 0 12.9
4 0 1101 11 11 25.4
5 0 1101 0 0 16.3
6 0 11 0 0 X 17.5
7 0 0 0 1101 22.1
8 1 1 0 0 16.5
9 0 1101 1 1101 19.2
10 0 1101 111 1101 26.4
11 1 1101 1 1 23.8
12 0 0 111 1101 X 20.5
13 11 1101 0 0 21.5
14 0 111 0 111 X 21.5
15 0 0 11 1101 22.1
16 0 0 0 0 16.0
17 0 0 0 1101 18.1
18 1 1 0 0 22.2
19 1 1101 1 1 26.0
20 1 1101 0 0 20.1
Figure 27. Test results and runtimes for modified RCU.
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